

Example of reading instruction set tables: ADC A,A...ADCA,- entry says to see table; table shows opcode 8F, 4 states, and flag code 'A' which is defined under 'Flag Codes'...

Instruction Set

Main instruction set table with columns for instruction name, opcode, address range, and flag codes. Includes instructions like ADD, AND, CALL, etc.

Instruction set table for A, B, C, D, E, H, L, (HL), (IX+d), (IY+d) addressing modes.

Instruction set table for RES 0-7, SET 0-7, and RLC, RRC, RL, RR instructions.

Instruction set table for SLA, SRA, and SRL instructions.

Flag Codes

Flag Codes table showing bit patterns for Z, V, S, N, H, O, P, etc.

Codes: 0: reset; 1: set; C: Carry*; F: Footnote; H: Half carry*; N: Add/Sub*; P: Parity*; S: Sign*; U: Undefined; V: Overflow*; Z: Zero*; =: not affected


- (1) Z=1 iff B becomes 0
(2) PV=0 iff BC becomes 0
(3) PV=0 iff BC becomes 0 and Z=1 iff A=(HL)
(4) PV=IFF2
(5) Z=5H

Rotates and Shifts

Rotates and Shifts table showing instructions like RL, RLC, RR, RRC, SLA, SRA, SRL, RLD, RRD.

Addressing

n is immediate 8-bit data. aa is immediate 16-bit data or address to CALL, to JP to. (aa) aa is address of data. (rr) 16-bit reg rr; holds address of data or address to CALL or to JP to.



Intentionally Blank

Notes

- (1) 21 except 16 at termination
(2) 13 except 8 at termination
(3) 12 for success; 7 for failure
(4) 11 for success; 5 for failure
(5) 17 for success; 10 for failure
(6) A to A15, A8 and n to A7, A0
(7) B to A15, A8 and C to A7, A0
(8) See faster version of 'Rotate A' instructions

DO NOT PLACE ON HOT SURFACE

Copyrighted and published by Micro Logic Corp., POB 174, Hackensack, NJ 07602. Dealer, school, catalogue, club, premium, and OEM inquiries welcome. End user comments invited. Printed in U.S.A. World copyrighted. All rights reserved.

WHILE PREPARED WITH EXTREME CARE, THERE ARE NO WARRANTIES EXPRESSED OR IMPLIED AS TO MERCHANTABILITY OR FITNESS FOR PURPOSE.

AUTHOR: JAMES D. LEWIS



LSD →

Single-Byte-Opcode to Instruction Conversion

Table mapping opcodes (0-FF) to instructions (NOP, LD, INC, DEC, etc.)


Multi-Byte-Opcode to Instruction Conversion

Table mapping multi-byte opcodes (CB00-FF) to instructions (ADD, SUB, etc.)

Hex and Decimal Conversion

Hex and decimal conversion table (0-15 hex to 0-255 decimal)

Status Flags




General Instruction Description

ADC x,y: Add y+CY to x. AND x,y: AND x to A. BIT b,x: Test bit b of x.

Powers of Two

Table of powers of two (2^1 to 2^24)

Unsigned Comparisons



YES represents label for code to be executed if condition is true.


Interrupts and Reset

Falling edge sensitive NMI does a RST 66H regardless of IFF1, 1 (Interrupt Flip Flop).

ASCII Character Set

ASCII character set table with MSD, LSD, and character mappings

Registers



100% PLASTIC

MICRO CHARTS: Z80, 6502-45XX, 8080-8085, 8086-8088, 8048 Family, 54/7400 TTL pinouts, BASIC Algorithms, Wardstar, Electronic Components, Sampling Statistics, C Language.

Mnemonics (© 1977) listed with the required written consent of Zilog, Inc. No part of this publication shall be reproduced in any form without written permission of Micro Logic. "Z80" and "Zilog" are trademarks of Zilog, Inc. with whom Micro Logic is not associated.

INSTANT ACCESS

© 1981

8080A & 8085A

MICROPROCESSOR INSTANT REFERENCE CARD

INSTRUCTION SET

INSTRUCTION	OCT
ADC A	217
ADC B	210
ADC C	211
ADC D	212
ADC E	213
ADC H	214
ADC L	215
ADC M	216
ACI v	316
ADD A	207
ADD B	200
ADD C	201
ADD D	202
ADD E	203
ADD H	204
ADD L	205
ADD M	206
ADI v	306
ANA A	247
ANA B	240
ANA C	241
ANA D	242
ANA E	243
ANA H	244
ANA L	245
ANA M	246
ANI v	346
CALL aa	315
CZ aa	314
CNZ aa	304
CP aa	364
CM aa	374
CC aa	334
CNC aa	324
CPE aa	354
CPO aa	344
CMA	057
CMC	077
CMP A	277
CMP B	270
CMP C	271
CMP D	272
CMP E	273
CMP H	274
CMP L	275
CMP M	276
CPI v	376
DAA	047
DAD B	011
DAD D	031
DAD H	051
DAD SP	071
DCR A	075
DCR B	005
DCR C	015
DCR D	025
DCR E	035
DCR H	045
DCR L	055
DCR M	065
DCX B	013
DCX D	033
DCX H	053
DCX SP	073
DI	363
EI	373
HLT	166
IN v	333
INR A	074
INR B	004
INR C	014
INR D	024
INR E	034
INR H	044
INR L	054
INR M	064
INX B	003
INX D	023
INX H	043
INX SP	063
IMP aa	303
JZ aa	312
JNZ aa	302
JP aa	362
JM aa	372
JC aa	332
JNC aa	322
JPE aa	352
JPO aa	342

S&F	DESCRIPTION
4	Double A with carry (shift left with carry) Add B and carry to A Add C and carry to A Add D and carry to A Add E and carry to A Add H and carry to A Add L and carry to A
7 (A)	Add LOC(H&L) and carry to A
7 (A)	Add v and carry to A
4	Double A (shift A left) Add B to A Add C to A Add D to A Add E to A Add H to A Add L to A
7 (A)	Add LOC(H&L) to A
7 (A)	Add v to A
4	Test A and clear carry AND B to A AND C to A AND D to A AND E to A AND H to A AND L to A
7 (D)	AND LOC(H&L) to A
7 (D)	AND v to A
17-18 (N)	Call subroutine aa
11/17 - 9/18	If zero CALL If not zero CALL If plus CALL If minus CALL If carry CALL If no carry CALL If even parity CALL If odd parity CALL
4 (N)	Complement A (1's comp)
4 (C)	Complement carry
4	Set zero flag Compare A with B Compare A with C Compare A with D Compare A with E Compare A with H Compare A with L
7 (A)	Compare A with LOC(H&L)
7 (A)	Compare A with v
4 (A)	Decimal adjust A
10	Add B&C to H&L Add D&E to H&L Double H&L (shift H&L left) Add SP to H&L
5-4	Decrement A Decrement B Decrement C Decrement D Decrement E Decrement H Decrement L
10 (B)	Decrement LOC(H&L)
5-6	Decrement B&C Decrement D&E Decrement H&L Decrement SP
4 (N)	Disable interrupts Enable interrupts
7-5 (N)	Halt until interrupt
10 (N)	Input from device v to A
5-4	Increment A Increment B Increment C Increment D Increment E Increment H Increment L
10 (B)	Increment LOC(H&L)
5-6	Increment B&C Increment D&E Increment H&L Increment SP
10 (N)	Jump to LOC aa
10 - 7/10	If zero JMP If not zero JMP If plus JMP If minus JMP If carry JMP If no carry JMP If even parity JMP If odd parity JMP

INSTRUCTION	OCT
LDA aa	072
LDAX B	012
LDAX D	032
LHLD aa	052
LXI B, v	001
LXI D, v	021
LXI H, v	041
LXI SP, v	061
MOV A, B	170
MOV A, C	171
MOV A, D	172
MOV A, E	173
MOV A, H	174
MOV A, L	175
MOV A, M	176
MOV B, A	107
MOV B, C	101
MOV B, D	102
MOV B, E	103
MOV B, H	104
MOV B, L	105
MOV B, M	106
MOV C, A	117
MOV C, B	110
MOV C, D	112
MOV C, E	113
MOV C, H	114
MOV C, L	115
MOV C, M	116
MOV D, A	127
MOV D, B	120
MOV D, C	121
MOV D, E	123
MOV D, H	124
MOV D, L	125
MOV D, M	126
MOV E, A	137
MOV E, B	130
MOV E, C	131
MOV E, D	132
MOV E, H	134
MOV E, L	135
MOV E, M	136
MOV H, A	147
MOV H, B	140
MOV H, C	141
MOV H, D	142
MOV H, E	143
MOV H, L	145
MOV H, M	146
MOV L, A	157
MOV L, B	150
MOV L, C	151
MOV L, D	152
MOV L, E	153
MOV L, H	154
MOV L, M	156
MOV M, A	167
MOV M, B	160
MOV M, C	161
MOV M, D	162
MOV M, E	163
MOV M, H	164
MOV M, L	165
MVI A, v	076
MVI B, v	006
MVI C, v	016
MVI D, v	026
MVI E, v	036
MVI H, v	046
MVI L, v	056
MVI M, v	066
NOP	000
ORA A	267
ORA B	260
ORA C	261
ORA D	262
ORA E	263
ORA H	264
ORA L	265
ORA M	266
ORI v	366
OUT v	323
PCHL	351
POP B	301
POP D	321
POP H	341
POP PSW	361

S&F	DESCRIPTION
13 (N)	Load A from LOC aa
7 (N)	Load A from LOC(B&C) Load A from LOC(D&E)
16 (N)	Load H&L from aa & next
10 (N)	Load B&C with vv Load D&E with vv Load H&L with vv Load SP with vv
5-4 (N)	Move B to A Move C to A Move D to A Move E to A Move H to A Move L to A
7 (N)	Move LOC(H&L) to A
5-4 (N)	Move A to B Move C to B Move D to B Move E to B Move H to B Move L to B
7 (N)	Move LOC(H&L) to B
5-4 (N)	Move A to C Move B to C Move D to C Move E to C Move H to C Move L to C
7 (N)	Move LOC(H&L) to C
5-4 (N)	Move A to D Move B to D Move C to D Move E to D Move H to D Move L to D
7 (N)	Move LOC(H&L) to D
5-4 (N)	Move A to E Move B to E Move C to E Move D to E Move H to E Move L to E
7 (N)	Move LOC(H&L) to E
5-4 (N)	Move A to H Move B to H Move C to H Move D to H Move E to H Move L to H
7 (N)	Move LOC(H&L) to H
5-4 (N)	Move A to L Move B to L Move C to L Move D to L Move E to L Move H to L
7 (N)	Move LOC(H&L) to L
7 (N)	Move A to LOC(H&L) Move B to LOC(H&L) Move C to LOC(H&L) Move D to LOC(H&L) Move E to LOC(H&L) Move H to LOC(H&L) Move L to LOC(H&L)
7 (N)	Move v to A Move v to B Move v to C Move v to D Move v to E Move v to H Move v to L
10 (N)	Move v to LOC(H&L)
4 (N)	No operation
4 (N)	Test A and clear carry OR B to A OR C to A OR D to A OR E to A OR H to A OR L to A
7 (E)	OR LOC(H&L) to A
7 (E)	OR v to A
10 (N)	Output A to device v
5-6 (N)	Jump to LOC(H&L)
10 (N)	Pop B&C from stack Pop D&E from stack Pop H&L from stack Pop A and flags from stack

INSTRUCTION	OCT
PUSH B	305
PUSH D	325
PUSH H	345
PUSH PSW	365
RAL	027
RAR	037
RLC	007
RRC	017
RIM (8085)	040
RET	311
RZ	310
RNZ	300
RP	360
RM	370
RC	330
RNC	320
RPE	350
RPO	340
RST 0	307
RST 1	317
RST 2	327
RST 3	337
RST 4	347
RST 5	357
RST 6	367
RST 7	377
SBB A	237
SBB B	230
SBB C	231
SBB D	232
SBB E	233
SBB H	234
SBB L	235
SBB M	236
SBI v	336
SHLD aa	042
SIM (8085)	060
SPHL	371
STA aa	062
STAX B	002
STAX D	022
STC	067
SUB A	227
SUB B	220
SUB C	221
SUB D	222
SUB E	223
SUB H	224
SUB L	225
SUB M	226
SUI v	326
XCHG	353
XRA A	257
XRA B	250
XRA C	251
XRA D	252
XRA E	253
XRA H	254
XRA L	255
XRA M	256
XRI v	356
XTHL	343

S&F	DESCRIPTION
11-12	Push B&C onto stack Push D&E onto stack Push H&L onto stack Push A and flags onto stack
4 (N)	Rotate CY & A left Rotate CY & A right Rotate A left and into carry Rotate A right and into carry
4 (N)	Read interrupt mask
10 (N)	Return from subroutine
6/11 - 6/12	If zero RET If not zero RET If plus RET If minus RET If carry RET If no carry RET If even parity RET If odd parity RET
11-12	Call subroutine at 00H Call subroutine at 08H Call subroutine at 10H Call subroutine at 18H Call subroutine at 20H Call subroutine at 28H Call subroutine at 30H Call subroutine at 38H
4 (A)	Set A to minus carry Subtract B & CY from A Subtract C & CY from A Subtract D & CY from A Subtract E & CY from A Subtract H & CY from A Subtract L & CY from A
7 (A)	Subtract LOC (H&L) & CY from A
7 (A)	Subtract v and CY from A
16 (N)	Store H&L at aa & next
4 (N)	Set interrupt mask
5-6 (N)	Load SP from H&L
13 (N)	Store A at LOC aa
7 (N)	Store A at LOC(B&C) Store A at LOC(D&E)
4 (C)	Set carry (to 1)
4 (A)	Clear A Subtract B from A Subtract C from A Subtract D from A Subtract E from A Subtract H from A Subtract L from A
7 (A)	Subtract LOC(H&L) from A
7 (A)	Subtract v from A
4 (N)	Exchange D&E with H&L
4 (E)	Clear A Exclusive OR B to A Exclusive OR C to A Exclusive OR D to A Exclusive OR E to A Exclusive OR H to A Exclusive OR L to A
7 (E)	Exclusive OR LOC (H&L) to A
7 (E)	Exclusive OR v to A
18-16 (N)	Exchange top of stack with H&L

EXAMPLES FROM S & F COLUMN

7	7 STATES FOR 8080 & 8085
5-4	5 STATES 8080; 4 STATES 8085
10-7/10	10 STATES 8080; 7 STATES FOR FAILURE, 10 STATES FOR SUCCESS ON 8085

Intentionally
Blank

DO NOT PLACE
ON HOT SURFACES

COPYRIGHT © 1980 AND PUBLISHED BY
MICRO LOGIC CORP.
POB 174, HACKENSACK, N.J. 07602
WORLD COPYRIGHT 1980
ALL RIGHTS RESERVED - PRINTED IN U.S.A.

WHILE PREPARED WITH EXTREME CARE,
THERE ARE NO WARRANTIES EXPRESS
OR IMPLIED AS TO MERCHANTABILITY
OR FITNESS FOR PURPOSE.

MICRO CHART
AUTHOR:
JAMES D. LEWIS

AVAILABLE CARDS:
Z80, 6502, 8048,
8080/8085, 7400-TTL
BASIC ALGORITHMS

MICRO LOGIC CORP.
MLC
HACKENSACK, NJ

8080A & 8085A



MICROPROCESSOR INSTANT REFERENCE CARD

MICRO
CHART

100%
PLASTIC

LSB → **HEX to Instruction Conversion**

0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F											
0	NOP	LXI	STAX	INX	INR	DCR	B	MVI	B	RLC	<input type="checkbox"/>	DAD	LDAX	DCX	B	INR	C	DCR	MVI	C	RRC					
1	<input type="checkbox"/>	LXI	STAX	INX	INR	DCR	D	MVI	D	RAL	<input type="checkbox"/>	DAD	LDAX	DCX	D	INR	E	DCR	MVI	E	RAR					
2	RIM	LXI	SHLD	INX	INR	DCR	H	MVI	H	DAA	<input type="checkbox"/>	DAD	LHLD	DCX	H	INR	L	DCR	MVI	L	CMA					
3	SIM	LXI	SP	STA	INX	INR	M	DCR	M	MVI	M	STC	<input type="checkbox"/>	DAD	SP	LDA	DCX	A	INR	A	DCR	MVI	A	CMC		
4	MOV	B	B	MOV	D	MOV	B	MOV	D	MOV	B	MOV	B	MOV	D	MOV	B	MOV	B	MOV	D	MOV	B	MOV	D	
5	MOV	D	MOV	B	MOV	D	MOV	B	MOV	D	MOV	B	MOV	D	MOV	B	MOV	D	MOV	B	MOV	D	MOV	B	MOV	D
6	MOV	H	MOV	B	MOV	H	MOV	B	MOV	H	MOV	B	MOV	H	MOV	B	MOV	H	MOV	B	MOV	H	MOV	B	MOV	H
7	MOV	M	MOV	B	MOV	M	MOV	B	MOV	M	MOV	B	MOV	M	MOV	B	MOV	M	MOV	B	MOV	M	MOV	B	MOV	M
8	ADD	B	ADD	C	ADD	D	ADD	H	ADD	M	ADC	B	ADC	C	ADC	D	ADC	H	ADC	M	ADC	B	ADC	C	ADC	D
9	SUB	B	SUB	C	SUB	D	SUB	H	SUB	M	SBB	B	SBB	C	SBB	D	SBB	H	SBB	M	SBB	B	SBB	C	SBB	D
A	ANA	B	ANA	C	ANA	D	ANA	H	ANA	M	XRA	B	XRA	C	XRA	D	XRA	H	XRA	M	XRA	B	XRA	C	XRA	D
B	ORA	B	ORA	C	ORA	D	ORA	H	ORA	M	CMP	B	CMP	C	CMP	D	CMP	H	CMP	M	CMP	B	CMP	C	CMP	D
C	RNZ	POP	B	JNZ	JMP	CNZ	PUSH	B	ADI	RST	0	RZ	RET	JZ	<input type="checkbox"/>	CZ	CALL	ACI	RST	1						
D	RNC	POP	D	JNC	OUT	CNC	PUSH	D	SUI	RST	2	RC	<input type="checkbox"/>	JC	IN	CC	<input type="checkbox"/>	SBI	RST	3						
E	RPO	POP	H	JPO	XTLH	CPO	PUSH	H	ANI	RST	4	RPE	PCHL	JPE	XCHG	CPE	<input type="checkbox"/>	XRI	RST	5						
F	RP	POP	PSW	JP	DI	CP	PUSH	PSW	ORI	RST	6	RM	SPHL	JM	EI	CM	<input type="checkbox"/>	CPI	RST	7						



Registers

A (Acc.)	(8)	Flags	(8)
B	(8)	C	(8)
D	(8)	E	(8)
H	(8)	L	(8)
PC (Program Counter) (16)			
SP (Stack Pointer) (16)			

Note: When BC, DE, HL used as pairs, B,D,H, are high order.

8085 Interrupts

Name	Adr	Type (starting with highest priority)
TRAP	24H	Rising edge & high level till sampled
RST 7.5	3CH	Rising edge (latched)
RST 6.5	34H	High level till sampled
RST 5.5	2CH	
INTR	---	

ASCII Character Set

MSD \ LSD	0	1	2	3	4	5	6	7	
0	0000	NUL	DLE	SP	0	@	P	'	p
1	0001	SOH	DC1	!	1	A	Q	a	q
2	0010	STX	DC2	"	2	B	R	b	r
3	0011	ETX	DC3	#	3	C	S	c	s
4	0100	EOT	DC4	%	4	D	T	d	t
5	0101	ENQ	NAK	\$	5	E	U	e	u
6	0110	ACK	SYN	&	6	F	V	f	v
7	0111	BEL	ETB	.	7	G	W	g	w
8	1000	BS	CAN	(8	H	X	h	x
9	1001	HT	EM)	9	I	Y	i	y
A	1010	LF	SUB	*	:	J	Z	j	z
B	1011	VT	ESC	+	;	K	[k	{
C	1100	FF	FS	,	<	L	\	l	
D	1101	CR	GS	-	=	M]	m	}
E	1110	SO	RS	.	>	N	~	n	~
F	1111	SI	US	/	?	O	-	o	DEL

Hex and Decimal Conversion

LSB →	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
2	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47
3	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
4	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79
5	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95
6	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111
7	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127
8	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143
9	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159
A	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175
B	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191
C	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207
D	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223
E	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239
F	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255

Unsigned Comparisons
example: CMP B

A < B	JC YES
A ≤ B	JC YES ①
	JZ YES
A = B	JZ YES
A ≠ B	JNZ YES
A ≥ B	JNC YES
A > B	JC *+6 ①
	JNZ YES


YES represents label for code to be executed if condition is true. Internally, A-B is computed to determine flags as for 'SUB B'.
① Requires both instructions.

INSTANT
ACCESS

©1980
FOR SALE

8085A RIM & SIM bits

	MSB						LSB	
RIM:	SID	I7.5	I6.5	I5.5	IE	M7.5	M6.5	M5.5
SIM:	SOD	SOE	—	R7.5	MSE	M7.5	M6.5	M5.5



Status Flags

MSB	Status Flags					LSB	
S	Z	—	AC	—	P	—	C

S = sign (MSB) of result
Z = 1 = result is 0
AC = aux C from bit 3
P = 1 = parity is even
C = 1 = carry (also CY)

8080 Timing Example

Using 8224 clock chip:
XTAL = 18 mhz/9 = 2 mhz
= 500 ns = 1 state.
ADD A = 4 states = 2 us

8085 Timing Example

XTAL = 6 mhz/2 = 3 mhz
= 333 ns = 1 state.
ADD A = 4 states = 1.333 us

Flag Codes

Circled letters in Instruction Set indicate which flags are effected as follows:

Ⓐ	All
Ⓑ	All But C
Ⓒ	Just C
Ⓓ	Depends on which MPU: 8080: All, C=0, AC=OR of bits 3 8085: All, C=0, AC=1
Ⓔ	All, C=0, AC=0
Ⓝ	None

Miscellaneous

The 2 byte addresses in code, stack, and data areas are stored low byte followed by high byte. Thus, in hex, JMP 1234H is: C3 34 12.

SP points to used byte at top of stack. Stack push decrements SP by 2. High byte of pair is pushed first.

This card is based on specifications from Intel.®

Abbreviations


- aa = a 2 byte address
- v = a 1 byte value
- vv = a 2 byte value
- M = Memory location that reg pair H&L points to
- S&F = States and Flag Codes
- LOC = Location
- MSE = Mask Set Enable
- PSW = Program Status Word (Acc & Flags)
- SID = Serial Input Data
- SOD = Serial Output Data
- SOE = Serial Output Enable

See also: "Registers" and "Status Flags"

DAA (Decimal Adjust Accumulator)

The 8 bits in the acc are adjusted to form 2 BCD digits by:

- If the low 4 bits are > 9 or if the AC flag = 1, 6 is added to the acc.
- If the high 4 bits are now > 9, or if CY = 1, 6 is added to the high 4 bits.





Instruction Set table with columns for INST, ADDR, and various instruction codes like AAA, AAD, AAM, AAS, etc.

Table with columns for ESC, 5mm, 6mm, 7mm, and various instruction codes like MOV, MOVSB, MOVSW, etc.

Table with columns for MOV, sr,rr, rr,mm, mm,sr, etc. and various instruction codes like SAR, SARL, SARH, etc.

Table with columns for SAL, r,1, m,1, rr,1, etc. and various instruction codes like SHL, SHR, SHLD, etc.

Cycle Codes table with columns A1-A3 and values for various instructions like B1, C1, D1, etc.

Second Byte Table with columns T, X, 0-7, N and various instruction codes like B, S, U, M, etc.

Example section with text: 'After reading "About the Tables", usage of the tables can be verified by assembly and disassembly of: 1) 1406 ADC AL,6' and 'The following notes help avoid difficulty...'.

Hex and Decimal Conversion table with columns 0-15 and values for hex and decimal conversion.

Memory Locations table with columns for address ranges (0000-0003, 0004-0007, etc.) and their corresponding functions.

ASCII and Unused tables. ASCII table with columns L, S, D, 0-7, 1-7 and values for ASCII characters. Unused table with columns B, C, D, E and values for unused instructions.

Pinouts table with columns GND, 8086, 40, VCC, AD15, AD16, etc. and pin numbers 1-21.

Notes section with text: '(2) = "near" transfer indirect via word in reg or mem.', '(3) = "far" transfer indirect via double word in mem.', and 'Pinouts' section.

DO NOT PLACE ON HOT SURFACE

COPYRIGHT © 1984 AND PUBLISHED BY MICRO LOGIC CORP., POB 174, HACKENSACK, NJ 07602

ALTHOUGH PREPARED WITH EXTREME CARE, THERE ARE NO WARRANTIES EXPRESSED OR IMPLIED AS TO MERCHANTABILITY OR FITNESS FOR PURPOSE.

AUTHOR: JAMES D. LEWIS



8086 & 8088 MICROPROCESSOR INSTANT REFERENCE CARD

Hex to Instruction Conversion

Hex to Instruction Conversion table with columns 0-15 and rows 0-F. Includes instructions like ADD, ADC, AND, XOR, MOV, etc.

Instruction Abbreviations table with columns 0-15 and rows 0-F. Includes instructions like JNB, JNC, JNG, etc.

100% PLASTIC

There are MICRO CHARTS for Z80, 6502, 8080 & 8085, 8048 FAMILY microprocessors, 54/7400 TTL, and BASIC ALGORITHMS.

Miscellaneous Notes

COMPATIBILITY: The 8086 and 8088 are 100% compatible in machine and assembly languages.

SEGMENTS: Memory segments are 64K byte sections of the full megabyte space. Four segments are assigned to code, stack, data, and extra data.

ALIGNMENT: On both processors, words can start at even or odd addresses. However, on the 8086, each load or store of an odd aligned word adds 4 cycles to execution time.

DESTINATION (J) SOURCE: Instructions that take data from some "source" and put a result at some "destination" are written in the form: MNEMONIC DESTINATION.SOURCE

BYTE ORDER: Two byte and two word values, displacements, and addresses in code, stack, jumpable, and data areas are stored with Least significant bit at lower address.

RELATIVE JUMPS: The destination address of a relative jump is the sum of the signed displacement and the address of the first byte of the next instruction.

STRING POINTERS: For string operations, while SI points into the DATA segment, note that DI points into the EXTRA segment.

BP FOR STACK: When register BP is specified in an instruction, the variable is assumed to reside in the STACK segment.

RESERVED PORTS: Ports 00FH thru 00FFH of the 64K I/O locations are reserved for Intel products.

INTERRUPT NOTES: When a segment register and another value must be updated together without the possibility of an intervening interrupt (e.g. SS and SP), the segment register should be changed first and followed immediately by the instruction that updates the other value.

ROTATES AND SHIFTS: All single-bit rotates and shifts set OF=1 if the MSB (sign bit) is changed by the operation.

PARITY FLAG: The parity flag reflects the parity of only the low order 8 bits of results. (FLAG is set if even number of one-bits, cleared if odd.)

BCD TERMS: Packed BCD and Unpacked BCD have respectively two and one binary coded decimal digits per byte.

LOGICAL INSTRUCTIONS: AND, OR, TEST, and XOR instructions clear the OF and CF flags.

SEGMENT OVERRIDE EXCEPTIONS: A segment override prefix can be attached to instructions (placed just before the opcode byte) to cause data to be accessed at any of the three alternatives to the default segment except for: stack operations; string destinations; and instruction fetches.

DERIVATION: This card is based on Intel publications.

About the Tables

FLAG CODES TABLE: In the FLAG CODES table, 'U' indicates that the flag becomes undefined. Otherwise the listed flag is affected according to the operation.

INSTRUCTION DESCRIPTION TABLE: The single letter column corresponds to the leftmost column of the FLAG CODES table.

HEX COLUMN OF INSTRUCTION SET: Non-HEX values for the second byte refer to sections of the

SECOND BYTE TABLE (see below). Following the listed opcode byte(s) go an immediate displacement or address if applicable and finally immediate data if applicable.

COLLUMN OF INSTRUCTION SET: These codes refer to the CYCLE CODES table.

CYCLE CODES TABLE: Listed numbers are instruction execution times in CPU cycles. When 8086 and 8088 times differ, the 8086 time is given first and the 8088 is given on the next line. A '+' terminator indicates to add calculation time for the effective address per section 'T' of the SECOND BYTE TABLE.

SECOND BYTE TABLE: This table allows conversion to and from hex of the second byte (excluding prefixes) of an instruction. The table is referred to by other parts of this card in such forms as X9, X8, X0, MX, KX, etc. X9, for example, directs you to find the first operand of the instruction being converted in section X, and the second operand in section 9.

HEX TO INSTRUCTION TABLE: To convert from hex to an instruction, scan down for the first digit (MSB) and across for the second. Two-character codes (upper case) in the table refer to sections of the SECOND BYTE TABLE but only when they appear on the first of the two lines of an entry.

ADDRESSING COLUMN OF INSTRUCTION SET:

- r = byte register
r = word register
i = immediate byte value
li = immediate word value
dd = immediate signed byte displacement
dd = immediate signed word displacement
aa = immediate two byte address (offset from segment start) (address can be of byte or word)

- aaaa = immediate four byte address (2 byte offset followed by 2 byte segment address/16)
m = memory bytes specified by memory pointers of section X of SECOND BYTE TABLE
mm = memory word specified by memory pointers of section X of SECOND BYTE TABLE

- xx = reg or mem byte
xx = reg or mem word
sr = segment register
dw = memory double-word specified by memory pointers of section X of SECOND BYTE TABLE

- ws = point to go to.)
ws = within segment
a = another segment
() = data in mem

Where 'byte' or 'word' is listed, the assembler may require a dummy reference to labels.

Instruction Description

Flag Codes

- A = A C O U P U S U Z U
B = A U C U O U P S Z
C = A C O P S Z
D = A U C O P S Z
E = EVERY FLAG
F = NO OTHERS
G = A O P S Z
H = C O
I = I T
J = A C P S Z
K = A U C U O U P U S U Z U
L = A U C O P U S U Z U
M = A C O U P S Z
N = NONE

Flags

- A = Aux carry flag
C = Carry flag
D = Direction flag
I = Interrupt enable
O = Overflow flag
P = Parity flag
S = Sign flag
T = Trap flag
Z = Zero flag

Registers

Table with columns AX, BX, CX, DX and rows AH, AL, BH, BL, CH, CL, DH, DL

Table with columns SP, BP, SI, DI and rows STACK POINTER, BASE POINTER, SOURCE INDEX, DESTINATION INDEX

Table with columns IP and F and rows INSTRUCTION PNTR, O D I T S Z A P C

Table with columns CS, DS, SS, ES and rows CODE SEGMENT, DATA SEGMENT, STACK SEGMENT, EXTRA SEGMENT

Intentionally Blank

Table with columns IN, INC, INT, INTO, IRET, JA, JAE, JB, JBE, JC, JNC, JNZ, JPE, JPO, JS, JZ, LAHF, LDF, LEA, LES, LOCK, LODS, MOV, MOVSB, MOVSW, MUL, NEG, NOP, NOT, OR, OUT, POP, POPF, PUSH, PUSHF, RCL, RCR, REP, RET, ROL, ROR, SAHF, SALL, SAR, SCAS, STD, STI, STOS, SUB, TEST, WAIT, XCHG, XLAT, XOR

Main instruction descriptions table with columns AAA, AAD, AAM, AAS, ADC, ADD, AND, CALL, CBW, CLC, CLD, CLI, CMC, CMP, CMPS, CWD, DAA, DAS, DEC, DIV, ESC, HALT, IDIV, IMUL, IN, INC, INT, INTO, IRET, JA, JAE, JB, JBE, JC, JNC, JNZ, JPE, JPO, JS, JZ, LAHF, LDF, LEA, LES, LOCK, LODS, MOV, MOVSB, MOVSW, MUL, NEG, NOP, NOT, OR, OUT, POP, POPF, PUSH, PUSHF, RCL, RCR, REP, RET, ROL, ROR, SAHF, SALL, SAR, SCAS, STD, STI, STOS, SUB, TEST, WAIT, XCHG, XLAT, XOR

All mnemonics copyright Intel Corporation 1978

INSTANT ACCESS

© 1984