Back
[10:52:22] <KGB-linuxcnc> 03Dewey Garrett 052.7 ecf306f 06linuxcnc 10(9 files in 2 dirs) xhc-hb04: use include files for demos * 14http://git.linuxcnc.org/?p=linuxcnc.git;a=commitdiff;h=ecf306f
[11:35:38] <KGB-linuxcnc> 03Dewey Garrett 052.7 f85632e 06linuxcnc 10tcl/bin/emccalib.tcl emccalib: donot give up if a halfile not found * 14http://git.linuxcnc.org/?p=linuxcnc.git;a=commitdiff;h=f85632e
[22:22:27] <jepler> http://www.clifford.at/icestorm/ "Project IceStorm aims at documenting the bitstream format of Lattice iCE40 FPGAs and providing simple tools for analyzing and creating bitstream files." "We have enough bits mapped that we can create a functional verilog model for almost all bitstreams generated by Lattice iCEcube2 for the iCE40 HX1K-TQ144, as long as no block memories or PLLs are used. (Block memor
[22:22:33] <jepler> ies are fully documented, but the icebox_vlog.py script does not create verilog models for them yet.)"
[22:50:14] <pcw_home> The ICE40 chips are nice for small things and quite inexpensive
[22:54:20] <pcw_home> they are a bit like cheaper faster Spartan2s (4LUTs no multipliers)
[22:54:21] <pcw_home> so rather "Spartan" but have built in OTP Flash for low cost high volume apps
[22:54:39] <pcw_home> (you can use external SPI also)
[22:57:11] <Tom_itx> pcw_home rigid tapping / motion sync appears to be working now. not sure what the scale issue was about. thanks for the help